AMD’s extant “X3D” processors include a feature called 3D V-Cache, which involves physically stapling a slab of SRAM cache to the logic die in such a way that it physically extends the L3 cache of the CPU to triple its original capacity What if we could do the same thing for L2 cache? AMD may actually be investigating that, as one of its employees